6

- A method for designing a logic circuit comprising: 1
- maintaining a data structure representative of a model, 2
- the model including combinational blocks/ state elements and 3
- graphical library elements of the logic/circuit; and 4
- generating an architectural model/and an implementation 5 model from the data structure.
 - The method of claim 1 wherein the data structure 2. comprises a description of a net list.
 - The method of claim 2 wherein the data structure 3. comprises:
 - elements representing logical /functions;
 - elements representing connection points to gates;
 - elements representing all bits of a simulation state; and
 - elements representing/an arbitrary collection of bits
 - within the simulation state.
 - The method of claim/ 4 wherein the elements are all C++
- 2 classes.
- The method of claim 1 wherein the architectural model 1
- comprises C++ software code. 2
- The method of claim 1 wherein the implementation model 1
- comprises Hardware Design Language (HDL). 2
- The method ϕ f claim 6 wherein the HDL is Verilog. 1

- The method of claim 6 wherein the HDL is Very high speed 1
- integrated circuit Hardware Desfign Language (VHDL). 2
 - A method comprising:

specifying a model containing combinatorial blocks, state elements and graphical library elements;

maintaining a descriptive net list of the model; and

generating a C++ model and a Verilog model from the 5

descriptive net list. 6

- The method of claim of turther comprising displaying the 1 model on a graphical user Interface (GUI).
 - The method of claim \$\psi\$ wherein the net list comprises gates, nodes and nets.
 - The method of claim 9 wherein maintaining comprises parsing and analyzing the combinatorial blocks, state elements and graphical library/elements of the model.
 - The method of claim 9 wherein generating comprises:
- 2 partitioning a topology of the net list into a plurality of
- 3 partitions; and
- code ordering each of the partitions.
- A computer program product residing on a computer 1
- readable medium Having instructions stored thereon which, when 2
- executed by the processor, cause the processor to: 3
- specify a model containing combinatorial blocks, state 4
- elements and graphical library elements; 5

5

6

1

- maintain a descriptive net 1/ist of the model; and 6 generate a C++ model and a Verilog model from the 7 descriptive net list. 8
- The computer product of claim 14 wherein the computer 1 2 readable medium is a random access memory (RAM).
 - The computer product of claim 14 wherein the computer 16. readable medium is a read pnly memory (ROM).
- The computer product of claim 14 wherein the computer 17. readable medium is a hard disk drive. 2
 - 18. A processor and memory configured to:

specify a model dontaining combinatorial blocks, state elements and graphical library elements;

maintain a descriptive net list of the model; and generate a C++/ model and a Verilog model from the descriptive net list.

- The processor and memory of claim 18 wherein the
- processor and memory are incorporated into a personal 2
- computer. 3
- The processor and memory of claim 18 wherein the 1
- processor and memory are incorporated into a network server 2
- residing in/the Internet. 3
- The processor and memory of claim 18 wherein the 1
- processor and memory are incorporated into a single board 2
- computer. 3

```
A system comprising:
            a graphic user interface (GUI) for receiving parameters
  2
       from a user to generate a model and displaying the model, the
  3
       model containing combinatorial blocks, state elements and
  4
       graphical library elements;
  5
            a maintenance process to manage a data structure
  6
       representing a descript ve net list of the model; and
  7
            a code generation process to generate a C++ model and a
       Verilog model from the data structure.
       23.
            The system of claim 22 wherein the data structure
2
       comprises gates, nodes and nets.
            The system of claim 22 wherein the maintenance process
-
1 2
       comprises parsing and analyzing the combinatorial blocks,
state elements and graphical library elements of the model.
            The system of claim 22 wherein the code generation
       process comprises
            partitioning a topology of the net list into a plurality
       of partitions; and
  4
            code ordering each of the partitions.
  5
            A data structure comprising:
  1
  2
            elements representing logical functions of a logic model;
            elements representing connection points to gates of the
  3
       logic model;
  4
```

5

6

the logic model; and

elements representing all bits of a simulation state of

Attorney Docket

nggiance coment

27. The data structure of claim 26 wherein the elements are stored in a binary tree.

28. The data structure of claim 26 wherein the elements are stored in a linked list.